


# Temperature Compensated Crystal Oscillators (TCXO, VCTCXO)

## Surface Mount Type TCXO (LSI Type) KT7050 Series for Femtocell/ Stratum3



7.0×5.0mm



RoHS Compliant

### Features

- High stability and high reliability
- 2.7 to 5.5V drive available
- Clipped sine wave or CMOS level output
- Low phase noise
- Disable Function (KT7050A)

### Applications

- Femtocell, Stratum3
- SONET/ SDH/ Ethernet

### How to Order

#### For Femtocell (Standard Spec.)

Freq. Temp. Chrst. :  $\pm 0.1 \times 10^{-6} / -10^{\circ}\text{C}$  to  $70^{\circ}\text{C}$

KT7050 A 20000 A G T 33 T xx  
 ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨

#### For Stratum3 (Standard Spec.)

Freq. Temp. Chrst. :  $\pm 0.28 \times 10^{-6} / -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

KT7050 A 20000 K A W 33 T xx  
 ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨

① Series	⑥ Upper Operating Temp.
② Land Type	<b>T</b> +70°C
<b>A</b> 10Pads	<b>W</b> +85°C
<b>B</b> 4Pads	⑦ Supply Voltage
③ Output Frequency	<b>33</b> 3.3V
④ Freq. Temp. Chrst.	⑦ Voltage Control Function
<b>A</b> $+0.1 \times 10^{-6}$	<b>T</b> TCXO
<b>K</b> $\pm 0.28 \times 10^{-6}$	<b>Other*</b> VCTCXO
⑤ Lower Operating Temp.	* Customer Spec.
<b>A</b> -40°C	⑨ Option Code
<b>G</b> -10°C	
<b>J</b> 0°C	

Packaging (Tape & Reel 1000 pcs./ reel)



- Compliant to the GR1244-Core & GR253-Core
- Recommended in Microsemi's ZLAN-68 app. note for Stratum3 applications based on tests performed by Kyocera.

### Specifications

Item	Symbol	Conditions	Min.	Max.	Units
Output Frequency Range	fo	Standard Frequency: 10, 19.2, 20, 24.576, 26, 30.72, 38.88, 40	10	40	MHz
Frequency Tolerance	f <sub>tol</sub>	vs Temperature (-10 to +70°C)	-0.1	+0.1	×10 <sup>-6</sup>
		vs Temperature (-40 to +85°C)	-0.28	+0.28	
Supply Voltage	V <sub>CC</sub>		-0.1	+0.1	
Current Consumption	I <sub>CC</sub>	CMOS output	+2.7	+5.5	V
Frequency Aging	f <sub>age</sub>	20years aging @40°C Including temp characteristics, initial tolerance, rated power supply voltage change and load change.	-	6	mA
Voltage Control Range	f <sub>cont</sub>	Positive *100k ohm min	-4.6	+4.6	×10 <sup>-6</sup>
Output Level	V <sub>pp</sub>	Clipped Sine, Load: 10k ohm // 10pF	±5	±20	×10 <sup>-6</sup>
Low Level Output Voltage	V <sub>OL</sub>	CMOS, Load: 15pF I <sub>OL</sub> = 4mA	0.8	-	V <sub>p-p</sub>
High Level Output Voltage	V <sub>OH</sub>	CMOS, Load: 15pF I <sub>OH</sub> = -4mA	-	10% V <sub>CC</sub>	V
Rise / Fall Time (10%V <sub>CC</sub> to 90%V <sub>CC</sub> )	tr/ tf	CMOS, Load: 15pF	90% V <sub>CC</sub>	-	V
Symmetry	SYM	50% V <sub>CC</sub>	-	8	ns
Phase Noise @20MHz	-	- 90 (@10Hz offset) -120 (@100Hz offset) -140 (@1kHz offset) -150 (@10kHz offset) -150 (@100kHz offset)	45	55	%

\* Please contact us for other specifications.

### Dimensions



### Recommended Land Pattern (Unit: mm)

